



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In application of: Harald Böttner et al.

Application No.: 10/773,114

Filed: 2/4/2004

For: "MICROELECTROMECHANICAL DEVICE AND METHOD FOR PRODUCING IT"

Group No.: unknown

Examiner: unknown

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

STATEMENT OF ACCURACY OF TRANSLATION

(37 C.F.R. §§ 1.52(d), 1.55(a) and 1.69)

I, the below named translator, hereby state that:

My name and post office address are as stated below;

That I am knowledgeable in the English language and in the language of the below identified document and I believe the attached English translation to be a true and complete translation of this document.

The document for which the English translation was submitted is German Application No. 10305411.1 filed February 6, 2003. The English translation of this foreign language document was filed in the U.S. Patent Office on

Date: April 20, 2004

Signature of the translator:

Name of translator:

Michael Amos WHITTAKER  
For and on behalf of RWS Group plc

Post Office Address:

Europa House, Marsham Way,  
Gerrards Cross, Buckinghamshire,  
England.

Microelectromechanical device and method for producing it

5 The invention relates to a microelectromechanical device according to the preamble of claim 1 and a method for producing it according to the preamble of claim 14.

10 During the production of microelectromechanical devices, e.g. thermogenerators or Peltier elements, layers are usually arranged (e.g. deposited, grown, etc.) on a substrate.

15 The published patent application DE 198 45 104 A1 describes, inter alia, a method for producing thermoelectric transducers, preferably produced by standard wafers appertaining to microelectronics, such as Si/SiO<sub>2</sub>. In this case, different components are produced from two substrate wafers, coated with the 20 respective complementary n/p-type materials (sandwich design). Substrate wafers are standard wafers prepared, inter alia, in accordance with the teaching of DE 198 45 104 A1 for coating with thermoelectric material for device production.

25 On account of the differences in the thermal expansion coefficients between the thermoelectric material and the substrate of almost a decade, chipping or cracking must be reckoned with in the case of layers exhibiting 30 little or poor adhesion and curvature of the substrate wafer must be reckoned with in the case of layers exhibiting very good adhesion.

35 It is equally known from the prior art that thermoelectric materials with high quality have been grown successfully on other substrates as well, such as mica, glass and BaF<sub>2</sub> (see e.g.: Zou, H. et al., "Preparation and characterization of p-type Sb<sub>2</sub>Te<sub>3</sub> and

- 2 -

n-type  $\text{Bi}_2\text{Te}_3$  thin films grown by coevaporation", J. Vac. Sci. Technol. A (2001), Vol. 19, No. 3, pp. 899-903 and Boikov, Yu. A. et al, "Layer by layer growth of  $\text{Bi}_2\text{Te}_3$  epitaxial thermoelectric 5 heterostructures" Proc 16th International Conference on Thermoelectrics, Dresden, Germany, August 1997, pp. 89-2).

10 This prior art discloses that exclusively layers in the range of a few hundred nm to 1-3  $\mu\text{m}$  were produced by the various thin-film methods mentioned therein. Larger layer thicknesses were not achieved, on the one hand owing to growth times that were too long for technical utilization and on the other owing to the expected 15 problems on account of the different thermal expansion coefficients.

An exception is layers of IV-VI compounds, lead chalcogenides, on  $\text{BaF}_2$  (Harmann, T.C., et al.: "High 20 thermoelectric figures of merit in  $\text{PbTe}$  Quantum Wells", Electronic Mater., Vol. 25, No. 7 (1996), pp. 1121-1227). Layer thicknesses of more than 5  $\mu\text{m}$  can be achieved here. This is because of the matched lattice constants of the materials and the likewise 25 matched thermal expansion coefficients.

Although layer thicknesses of more than 5  $\mu\text{m}$  are reported for V-VI compounds as well, nothing is said about substrates used or possible device technologies 30 (see R. Venkatasubramanian et al.; "Thin-Film thermoelectric devices with high room-temperature figures of merit", Nature, Vol 43, Oct. 11 2001, 597-602).

35 The known technical solutions, stress-free growth of sufficient layer thicknesses of a few micrometers up to tens of  $\mu\text{m}$  is not possible with respect to all currently known substrates, in particular for

- 3 -

utilization in thermoelectric components (e.g. Peltier elements and thermogenerators).

5 Stress-free is understood here to mean that the lateral mechanical stresses in a layer are intended to be as small as possible. Complete prevention of lateral mechanical stresses is technically virtually impossible to realize, but it is possible to realize a state in which the lateral stresses still present have no 10 adverse effects.

15 Stress-free growth is furthermore necessary in order that the application of thermoelectric layers becomes readily accessible to the customary processes appertaining to microelectronics, in particular photolithographic processes and etching methods (in this respect, see DE 198 45 104 A1 and the article by H. Böttner et al.: "New Thermoelectric components in Micro-System-Technologies". Proc. 6th Workshop European 20 Thermoelectric Society (ETS), Freiburg, (2001)).

25 The disadvantages of the prior art are thus apparent: thin-film-thermoelectric components, in particular, are not accessible for customary technical utilization with the necessary layer thicknesses. The object is to provide a microelectromechanical device and a method for producing it in the case of which a stress-free layer is present and, respectively, stress-free growth is possible even for layer thicknesses of  $>> 10 \mu\text{m}$ .

30 The object of the invention is achieved by means of a microelectromechanical device having the features of claim 1.

35 In the case of a device according to the invention, at least one layer is coupled to at least one stress reduction means for the targeted reduction of lateral mechanical stresses present in the layer. A device is

understood here to mean e.g. an intermediate product (e.g. a patterned wafer) or a microelectromechanical component.

- 5 In this case, it is advantageous if at least one stress reduction means is arranged between regions of a functional structure and/or a region with a thermoelectric layer.
- 10 One advantageous refinement consists in the fact that at least one region of a substrate has an antiadhesion layer for reducing or preventing the adhesion of material of the layer and thus for forming at least one stress reduction means. It is particularly advantageous
- 15 if the antiadhesion layer has a Ti-W alloy or SiO<sub>2</sub> or comprises a Ti-W alloy or SiO<sub>2</sub>. The antiadhesion layer makes it possible to produce a lateral "gap" in a layer in a targeted manner, which prevents a build up of stress over a relatively large area. The gap as stress
- 20 reduction means is coupled to the layer to be interrupted.

In a further advantageous refinement, a vertical offset between two laterally adjoining layers is arranged as stress reduction means in at least one region on the substrate. It is particularly advantageous if the vertical offset is formed by a prestructuring of the substrate, in particular with electrode metal and/or an adhesion layer. The deliberate production of a vertical offset makes it possible to provide a stress reduction means.

Furthermore, it is advantageous if at least one mechanically and/or chemically produced trench is arranged as stress reduction means in at least one region of the substrate. It is advantageous if at least one trench has a depth of up to 100 µm.

- 5 -

The method is particularly effective if the difference between the thermal expansion coefficient of at least one layer and the thermal expansion coefficient of the substrate is at least  $3 * 10^{-6} \text{ K}^{-1}$ , in particular at least  $10^{-5} \text{ K}^{-1}$ . There is an increased risk of mechanical strain at these orders of magnitude.

It is advantageous if the layer thickness of a thermoelectric layer is between 2 and 100  $\mu\text{m}$ . It is particularly advantageous for layer thicknesses of between 20 and 100  $\mu\text{m}$ .

A substrate which at least partly comprises mica, glass,  $\text{BaF}_2$ , silicon, silicon dioxide, silicon carbide and/or diamond is advantageously used. Substrates having a high thermal conductivity (e.g. silicon, diamond) are particularly advantageous in this case.

It is particularly advantageous if at least one semiconductor component composed of two substrates is used. This is advantageous for a Peltier element and/or a thermogenerator element, produced e.g. in a sandwich design. For such microelectromechanical devices, it is advantageous if the thermoelectric layer has a proportion of typical thermoelectric compounds, in particular  $\text{Bi}_2\text{Te}_3$ ,  $\text{PbTe}$ ,  $\text{SiGe}$  and/or skutterudite.

The object is also achieved by means of a method having the features of claim 14.

According to the invention, a layer (e.g. a thermoelectric layer) on a substrate is coupled to at least one stress reduction means for the targeted reduction of lateral mechanical stresses present in the layer. A method for the stress-reduced growth of materials in particular thermoelectric layers, is thus provided. It is possible to achieve stress relief, even given a temperature difference of a few  $100^\circ\text{K}$  between

the typical growth temperature of approximately 300°C for thermoelectric layers and the subsequent typical operating temperature under normal conditions.

- 5 In this case, it is advantageous if at least one stress reduction means is arranged between regions of a functional structure and/or a region with a thermoelectric layer.
- 10 In a further advantageous refinement of the method according to the invention, an antiadhesion layer for reducing or preventing the adhesion of material of the layer and thus for forming at least one stress reduction means is grown in at least one region of the 15 substrate.

It is also advantageous if a vertical offset between two laterally adjoining layers is arranged as stress reduction means (2) in one region on the substrate.

- 20 Furthermore, it is advantageous if at least one trench is produced mechanically and/or chemically as stress reduction means in at least one region of the substrate.

- 25 The invention is explained in more detail below using a plurality of exemplary embodiments with reference to the figures of the drawings, in which:

- 30 figure 1 shows a diagrammatic illustration of a first stage in the production of a first exemplary embodiment of the device according to the invention;
- 35 figure 2 shows a diagrammatic illustration of a second stage in the production of a first exemplary embodiment of the device according to the invention;

- 7 -

5 figure 3 shows a diagrammatic plan view of a structured substrate in accordance with a second exemplary embodiment;

10 figure 3a shows a diagrammatic sectional view along the line A-A in figure 3;

15 figure 4 shows a tracing of a microscopic plan view of a structured substrate in accordance with the second exemplary embodiment with cracks outside electrode regions;

20 figure 5 shows a diagrammatic plan view of a substrate in accordance with a third exemplary embodiment;

25 figure 5a shows a diagrammatic sectional view along the line B-B in figure 5.

Even though examples for the arrangement of thermoelectric layers are specified below, the teaching according to the invention nevertheless also encompasses other materials between which there are greater differences in the thermal expansion coefficients.

Exemplary embodiment 1: Laterally self-structuring layers made of thermoelectric material

30 The considerable differences in the thermal expansion coefficients  $\alpha$  of the materials necessary for constructing thermoelectric components, in accordance with DE 198 45 104 A1 cause considerable mechanical strains. This is apparent in particular when using Si/SiO<sub>2</sub> substrates:

- 8 -

$\alpha$   $(\text{Bi}_2\text{Te}_3)$  =  $13 - 21 * 10^{-6} \text{ K}^{-1}$  (thermoelectric material),

$\alpha$   $(\text{Si})$  =  $2.5 * 10^{-6} \text{ K}^{-1}$ ,

$\alpha$   $(\text{SiO}_2)$  =  $0.5 * 10^{-6} \text{ K}^{-1}$ .

5

The resulting effect is manifested even with simple optical measurements in the case of thermoelectric layers 1 on 4" Si/SiO<sub>2</sub> substrates. Curvatures of a few millimeters can be measured. It is known from our 10 investigations that layers which can be expediently utilized thermoelectrically for Peltier coolers and thermogenerators (e.g. thicknesses of  $\geq 20 \mu\text{m}$ ) also tend toward chipping on account of the abovementioned differences in the thermal expansion coefficients, thus 15 e.g. on specific substrates such as Si/SiO<sub>2</sub> and/or TiW alloys.

A substrate is in this case a material composite having the highest possible conductance with a covering layer 20 made of an electrical insulator that is as thin as possible.

In a first embodiment of the invention (figures 1, 2), a thermoelectric layer 1 is coupled to a stress 25 reduction means 2 for the targeted reduction of lateral mechanical stresses present in the layer 1.

Figure 1 illustrates that below the thermoelectric layer 1, on a substrate surface 11, an adhesion layer 3 is arranged in regions and an antiadhesion layer 4 is 30 arranged in other regions. The antiadhesion layer 4 is formed such that the thermoelectric layer 1 does not adhere, or adheres only very poorly, on the antiadhesion layer 4. In the present example, the 35 adhesion layer 3 is formed as a thin gold layer. As an alternative, tin, lead or similar layers may also be used as the adhesion layer 3. The layer thickness is in

- 9 -

the nanometers range. The adhesion layer 3 is arranged above an electrode layer 5.

5 The antiadhesion layer 4 has  $\text{SiO}_2$  or a Ti-W alloy or completely comprises these materials. The thermoelectric layer 1 adheres only poorly or not at all on the materials mentioned.

10 The thermoelectric material grows on a wafer as substrate 10 (e.g. by means of PVD), which is structured. Although thermoelectric material grows in the region of the antiadhesion layer 4, it is only weakly, under certain circumstances only mechanically, interlinked.

15 The weakly adhering material can be detached by means of a corresponding aftertreatment, such as, for example, by means of ultrasound. The construction of the sample then has the appearance as in figure 2 in cross section. The thermoelectric layer 1 is removed above the regions of the antiadhesion layer 4, so that a lateral structuring has been achieved. The thermoelectric layer 1 in the region above the adhesion layer 3 is thus coupled to a gap 2 as stress reduction means.

30 As an alternative (e.g. in the case of a Ti-W alloy layer), it is possible for no growth of a thermoelectric layer 1 to take place in the region of the antiadhesion layer 4, so that an aftertreatment is superfluous. The Ti-W layer can be used as an adhesion promoter for electrodes. The antiadhesion layer 3 is removed during the production of components with such thermoelectric layers in the course of the 35 corresponding technological processes.

- 10 -

In any event, the stress reduction means 2 according to the invention is produced here as lateral self-structuring during the layer growth.

5 Exemplary embodiment 2: Defined cracking through geometrical desired breaking points along vertical structure edges so-called "breakwater structures" for eliminating lateral stresses

10 The considerable differences in the thermal expansion coefficients  $\alpha$  of the materials necessary for the construction of thermoelectric components, in accordance with the published patent application mentioned above, cause considerable mechanical strains.  
15 This becomes clear particularly when using  $\text{Si}/\text{SiO}_2$  substrates:

$$\alpha_{(\text{Bi}_2\text{Te}_3)} = 13 - 21 * 10^{-6} \text{ K}^{-1} \quad (\text{thermoelectric material}),$$

20  $\alpha_{(\text{Si})} = 2.5 * 10^{-6} \text{ K}^{-1}$ ,  
 $\alpha_{(\text{SiO}_2)} = 0.5 * 10^{-6} \text{ K}^{-1}$ .

This effect is clearly manifested even with simple optical measurements in the case of thermoelectric 25 layers on 4"  $\text{Si}/\text{SiO}_2$  substrates 10. Curvatures of a few millimeters can be measured. The necessary adhesion of the thermoelectric materials is achieved by the introduction of adhesion layers 3. In this case, suitable conditions are to be complied with with regard 30 to material, layer thickness and also the type of process implementation.

In contrast to the first exemplary embodiment, the second exemplary embodiment only works with an adhesion 35 layer 3, which is necessary for the secure arrangement of the thermoelectric layer 1. This is illustrated diagrammatically in figures 3, 3a.

- 11 -

Figure 3 diagrammatically shows one possible overall arrangement using so-called "breakwater structures" for the reduction of the unavoidable lateral stresses. The illustration in accordance with figure 3 did not involve illustrating a plan view which corresponds to an actual apportioning into regions for the later utilization as thermoelectric components and into regions exclusively with a breakwater function.

10 Figure 3 diagrammatically illustrates the appearance image of a plan view of a part of a wafer 10. Figure 3 shows a sectional view in accordance with the section line illustrated in figure 3.

15 The black vertical lines 13 in figure 3a indicate the regions with solid growth disturbances; this represents the stress reduction means. Said growth disturbances are brought about by height differences of a few micrometers. A build up of stress through lateral connections of the layer 1 is avoided by virtue of the height differences which are utilized in a targeted manner.

20 In this exemplary embodiment, the adhesion layer 3 is applied over the whole area of the electrode metals 5, which have already been structured beforehand. The electrode metals 5 typically have a thickness of a few micrometers (e.g. 2  $\mu\text{m}$ ; see e.g. the above-cited article by Böttner et al.) The electrode metals 5 may be grown by means of physical and/or chemical coating methods.

25 On account of the prestructuring, an areally distributed height profile arises on the substrate 10, and prevents a uniform lateral growth of the layer 1 by virtue of growth disturbances directly at the level differences. The "desired breaking points" occurring at the vertical offset points represent the stress

- 12 -

reduction means 2, which is produced in a targeted manner here.

5 The adhesion and the growth of the thermoelectric layer 1 as a dense material are not impaired by this procedure.

10 The effect of this structuring is manifested in the reduction of the lateral stress (tensile stress, compressive stress) 6, thereby significantly reducing a curvature of the substrate 10 (wafer curvature). Such wafers are more readily accessible to a postprocessing particularly in photolithographic processors.

15 Microscopic examinations in dependence on the geometrical arrangement of structured contact metals and whole-area use of adhesion metal layers exhibit, in the case of hitherto customary dimensions and distributions of contact metal areas and non-contact 20 metal areas, a systematic in the cracking in the thermoelectric layers 1 having a thickness of approximately 10 to 30  $\mu\text{m}$  in the regions around and between the contact metal areas.

25 Coated areas of specific dimensions both for the contact metal areas and for the non-contact metal areas remain crack-free. In this case, crack-free areas of the thermoelectric material are generally significantly larger on the electrode areas than on the areas outside 30 the electrode region.

35 Figure 4 illustrates a diagrammatic reproduction of a microscopic representation of a wafer substrate 2 with areas for electrode metal 5. The electrode metal areas 5 are separated by the above-described stress reduction means 2. The electrode metal 5 within the rectangular areas is crack-free since no or only very small mechanical stresses occur within said areas due to the

stress reduction means 2. Outside these electrode areas 5, and only outside, cracks 12 are discernible.

The object of obtaining crack-free functional structures of sputtered thermoelectric material for e.g. 4" to 8" wafers is achieved according to the invention by virtue of the fact that, in accordance with the results of the abovementioned microscopic analysis, provision is made of further metal structures 10 with the layer sequence as for the electrode areas with their typical height of approximately 2  $\mu\text{m}$  and the required geometrical dimensions in length and width on the substrate surface. These structures, which effect the reduction of lateral stresses over the wafer, have 15 further advantages for subsequent process steps by virtue of cracking being avoided in the thermoelectric material:

- Advantages as a result of avoiding cracking in the 20 functional structure:  
undesirable penetration of e.g. photoresist or other liquids into cracks in the thermoelectric material and thus subsequently uncontrollable contamination or poor control of subsequent processes due to disturbing additional effects is 25 avoided;
- Advantages as a result of avoiding lateral 30 stresses:  
a macroscopic flexure of the wafer is reduced, and so subsequent photo-processes or coatings are facilitated or actually made possible.

Exemplary embodiment 3: Stress relief by means of 35 front-sawn or front-etched wafers

In a third exemplary embodiment, stress reduction means 2 are introduced into the substrate 10 (and, possibly,

- 14 -

into layers that have already been grown) in a mechanically and/or chemically targeted manner.

5 The substrate used may be e.g. processed 4"-8" base wafers in which a groove/trench pattern in a regular grid of depressions is sawn or etched into the wafer front side. The depth of said trenches may preferably be up to 100  $\mu\text{m}$ . The growth of the thermoelectric layer 1 is disturbed by said trenches in such a way that it 10 is possible to achieve a reduction of the stress - in the form of the reduction of the tension or pressure.

15 As a result, plateaus which are predefined geometrically and in terms of size are thus also present, which plateaus have the basic area for the construction of complete thermoelectric devices. Advantages of this arrangement are:

- 20 1. a periodic interruption against the build up of lateral stress;
- 25 2. a predefined desired breaking point; the latter is advantageous for the subsequent singulation of the components fabricated on the wafer.

25 The growth of the thermoelectric layer is disturbed by said trenches in such a way that it is possible to achieve a reduction of the stress - in the form of the reduction of the tension or pressure.

30 Figure 5 diagrammatically illustrates a plan view of a wafer 10 with etching or sawing trenches as stress reduction means 2. Figure 5a likewise diagrammatically illustrates a sectional view through the wafer along 35 the section line in figure 5. The sectional view clearly reveals the plateau arrangement - so-called "chocolate wafer". The width and arrangement of the etching or sawing trenches are variable and can thus

- 15 -

also be used as a specification for the singulation of the components from the processed wafer. The depth of the trenches is in this case in the region of a few tens of  $\mu\text{m}$ ; the width of the trenches for both 5 embodiments (etching or sawing) is likewise in the region of a few tens of  $\mu\text{m}$ . The sawing grid may be either in the region of a number of millimeters, as indicated in figure 5, or in the region of the size of individual devices (see DE 198 45 104 A1). This means a 10 sawing grid down to in the region of a few hundreds of  $\mu\text{m}$ .

The arrangement of the sawn or etched trenches may be performed before or after the arrangement of the layer 15 in which the lateral stress reduction is intended to be effected.

The three exemplary embodiments show designs according to the invention which can also be combined with one 20 another on a substrate 10, the variant to be chosen depending on the geometrical and functional conditions.

## List of reference symbols

- 1 Layer (thermoelectric)
- 2 Stress reduction means
- 5 3 Adhesion layer
- 4 Antiadhesion layer
- 5 Electrode metal
- 6 Stress direction (lateral stress)
  
- 10 10 Substrate
- 11 Substrate surface
- 12 Crack
- 13 Line (stress reduction means)

## Patent Claims

1. A microelectronic device having at least one layer on a substrate, in particular a thermoelectric layer on a substrate, the thermal expansion coefficient of at least one layer and the thermal expansion coefficient of the substrate differing greatly,  
wherein  
at least one layer (1) is coupled to at least one stress reduction means (2) for the targeted reduction of lateral mechanical stresses present in the layer (1).
2. The microelectromechanical device as claimed in claim 1, wherein at least one stress reduction means (2) is arranged between regions of a functional structure and/or a region with a thermoelectric layer (1).
3. The microelectromechanical device as claimed in claim 1 or 2, wherein at least one region of the substrate (10) has an antiadhesion layer (4) for reducing or preventing the adhesion of material of the layer (1) and thus for forming at least one stress reduction means (2).
4. The microelectromechanical device as claimed in claim 3, wherein the antiadhesion layer (4) has a Ti-W alloy or SiO<sub>2</sub> or comprises a Ti-W alloy or SiO<sub>2</sub>.
5. The microelectromechanical device as claimed in at least one of the preceding claims, wherein a vertical offset between two laterally adjoining layers (1) is arranged as stress reduction means (2) in at least one region on the substrate (10).
6. The microelectromechanical device as claimed in claim 5, wherein the vertical offset is formed by a

- 18 -

prestructuring of the substrate (10), in particular with electrode metal (5) and/or an adhesion layer (3).

7. The microelectromechanical device as claimed in at least one of the preceding claims, wherein at least one mechanically and/or chemically introduced trench is arranged as stress reduction means (2) in at least one region of the substrate (10).
- 10 8. The microelectromechanical device as claimed in claim 7, wherein at least one trench has a depth of up to 100  $\mu\text{m}$ .
- 15 9. The microelectromechanical device as claimed in at least one of the preceding claims, wherein the difference between the thermal expansion coefficient of at least one layer (1) and the thermal expansion coefficient of the substrate (10) is at least  $3 * 10^{-6} \text{ K}^{-1}$ , in particular at least  $10^{-5} \text{ K}^{-1}$ .
- 20 10. The microelectromechanical device as claimed in at least one of the preceding claims, wherein the layer thickness of a thermoelectric layer (1) is between 2 and 100  $\mu\text{m}$ .
- 25 11. The microelectromechanical device as claimed in claim 10, wherein the layer thickness is between 20 and 100  $\mu\text{m}$ .
- 30 12. The microelectromechanical device as claimed in at least one of the preceding claims, wherein the substrate (10) at least partly comprises mica, glass,  $\text{BaF}_2$ , silicon, silicon dioxide, silicon carbide and/or diamond.
- 35 12. The microelectromechanical device as claimed by at least one of the preceding claims, featuring at least

- 19 -

one semiconductor component composed of two substrates (10).

12. The microelectromechanical device as claimed by at 5 least one of the preceding claims, featuring at least one Peltier element and/or a thermogenerator element.

13. The microelectromechanical device as claimed in at 10 least one of the preceding claims, wherein the thermoelectric layer (1) has a proportion of typical thermoelectric material, in particular  $\text{Bi}_2\text{Te}_3$ ,  $\text{PbTe}$ ,  $\text{SiGe}$  and/or skutterudite.

14. A method for producing a microelectromechanical 15 device as claimed in claim 1, in particular a thermoelectric semiconductor component, wherein

20 a layer (1) on a substrate (10) is coupled to at least one stress reduction means (2) for the targeted reduction of lateral mechanical stresses present in the layer (1).

15. The method as claimed in claim 14, wherein at 25 least one stress reduction means (2) is arranged between regions of a functional structure and/or a region with a thermoelectric layer (1).

16. The method as claimed in claim 14 or 15, wherein 30 an antiadhesion layer (4) for reducing or preventing the adhesion of material of the layer (1) and thus for forming at least one stress reduction means (2) is grown in at least one region of the substrate (10).

17. The method as claimed in at least one of claims 35 14 to 16, wherein a vertical offset between two laterally adjoining layers (1) is arranged as stress reduction means (2) in at least one region on the substrate (10).

- 20 -

18. The method as claimed in at least one of claims 14 to 17, wherein at least one trench is produced mechanically and/or chemically as stress reduction means (2) in at least one region of the substrate (10).

**Abstract**

Microelectromechanical device and method for producing it

The invention relates to a microelectromechanical device and a method for producing it having at least one layer on a substrate, in particular a thermoelectric layer on a substrate, the thermal expansion coefficient of at least one layer and the thermal expansion coefficient of the substrate differing greatly. The invention provides for at least one layer (1) to be coupled to at least one stress reduction means (2) for the targeted reduction of lateral mechanical stresses present in the layer (1). This achieves a stress-free layer or enables stress-free growth.

Figure 2

FIG 1




FIG 2




FIG 3



FIG 3A  
(A-A)

FIG 4




FIG 5



FIG 5A  
(B-B)

FIG 2

